DesignCon 2013 Time Domain and Statistical Model Development, Simulation and Correlation Methods for High Speed SerDes
نویسندگان
چکیده
IBIS Algorithmic Modeling Interface (IBIS-AMI) defines two approaches to SerDes modeling and simulation flow: time domain or bit-by-bit simulation for nonlinear and/or time variant (NLTV) model and statistical simulation for linear and time invariant (LTI) model. Statistical simulation has advantages of faster simulation speed and arbitrary low BER floor under linear model assumption. However, majority high speed SerDes devices incorporation clock and data recovery (CDR) circuit and/or adaptation state machines which are not conducive to LTI modeling. This paper presents a unified SerDes modeling method for both simulation types. The results show close correlation between time and statistical simulations based on selected criteria. This paper demonstrates the feasibility of dual model approach to IBIS-AMI and summarizes simulation methods that are unique to each.
منابع مشابه
DesignCon 2011 Worst - Case Patterns for High - Speed Simulation and Measurement
Design and validation of high speed serial link at multi Gbps requires time-domain simulation and measurement. The pattern length for transistor level simulation is limited to a few hundred bits due to the practical simulation time while the pattern length for oscilloscope measurement is limited to a few hundred to a few thousand of bits due to the record length. This is where and why " killer ...
متن کاملDesignCon 2007 Comparison of Signaling and Equalization Schemes in High Speed SerDes (10-25Gbps)
In this paper, performance of a wide variety of signaling and equalization schemes in the SerDes system at speeds of 6Gbps, 10Gbps and higher over different type of channels are compared by using our system model tools. Pros and cons of each scheme are discussed. The trade-off between the performance and implementation is also briefly explained. Furthermore, challenges of 25G SerDes and possibl...
متن کاملDesignCon 2012 - Full System Channel Co-optimization for 28Gb/s SerDes FPGA Applications with Stacked Silicon Interconnect Technology
To enable 28 Gb/s transceiver operation, Xilinx has employed many innovative techniques for circuits, packaging and systems. Virtex®-7 HT FPGAs are designed to use Stacked Silicon Interconnect (SSI) technology that relies on an interposer built on low loss package substrate material. Channel loss, reflection loss and crosstalk noise are critical factors in determining system performance at this...
متن کاملKeysight Technologies Improving IBIS-AMI Model Accuracy: Model-to-Model and Model-to-Lab Correlation Case Studies White Paper
As serial data link speed continues to increase and SerDes architecture becomes more complex, the IBIS Algorithmic Modeling Interface (IBIS-AMI) has become popular among system developers and SerDes vendors. To accurately and quickly predict highspeed link performance at a bit error rate (BER) of 1E-12 or lower, IBIS-AMI models need to accurately represent chip performance and be validated at c...
متن کاملA Fully Integrated Approach for Better Determination of Fracture Parameters Using Streamline Simulation; A gas condensate reservoir case study in Iran
Many large oil and gas fields in the most productive world regions happen to be fractured. The exploration and development of these reservoirs is a true challenge for many operators. These difficulties are due to uncertainties in geological fracture properties such as aperture, length, connectivity and intensity distribution. To successfully address these challenges, it is paramount to im...
متن کاملذخیره در منابع من
با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید
عنوان ژورنال:
دوره شماره
صفحات -
تاریخ انتشار 2012